Introduction
As the scaling requires high-k material to replace the conventional SiO 2 gate dielectric, HfO 2 and its related oxides have been the major candidates to achieve equivalent oxide thickness (EOT) around 1 nm. Usually, thin layer of SiO 2 or SiON is introduced as an interfacial layer (IL) in order to improve the relatively high interface state density or degraded effective carrier mobility (1) . This IL will eventually increase the EOT and there exists a limitation in terms of further scaling. On this account, new process or additional material incorporation is strongly required. Recently, La 2 O 3 , one of the rare earth oxides, has attracted much attention as it has wide bandgap and high dielectric constant with fairly nice interface property (2) . In this paper, the impact of thin layer La 2 O 3 insertion under HfO 2 layer on electrical properties of MOS capacitors and MOSFETs has been characterized.
High-k MOS Capacitor and MOSFET Fabrication
Fabrication of high-k MOS capacitor Figure 1 (a) shows the fabrication process flow of high-k gated MOS capacitors. High-k dielectrics were deposited on a 300-nm-thick SiO 2 isolated n-Si(100) wafer with thermally grown interfacial oxide layer (IL) with a thickness of 3.5 nm. HfO 2 and La 2 O 3 were deposited by electron beam evaporation with O 2 partial pressure of 10 -4 Pa. Substrate temperature during deposition was set to 300 o C and the deposition rate of highk was controlled to be 0.3 nm/min. After high-k deposition, 60 nm-thick tungsten (W) was in-situ deposited using sputtering without exposing the wafers to air in order to avoid any moisture or carbon-related contamination absorption. W was patterned by reactive ion etching (RIE) using SF 6 chemistry to form gate electrode for MOS capacitors. Wafers were then post-metallization annealed (PMA) using a rapid thermal annealing (RTA) furnace in forming gas (F.G) (N 2 :H 2 =97%:3%) ambient at 420 o C for 30 min. Backside Al was deposited as a bottom electrode by thermal evaporation. Capacitance-voltage (C-V) characteristics of MOS capacitors were measured at 100k and 1 MHz using Agilent 4284A precision LCR meter. The thickness of IL is chosen to be sufficient to avoid any formation of oxygen vacancy in high-k. Moreover, as the annealing temperature studied in this work is below 500 o C, the Fermi level pining effect on V FB can be neglected (3).
Fabrication of high-k MOSFET
For MOSFET, p-Si(100) with LOCOS isolated wafers with source/drain pre-formed substrates were used. No IL was intentionally formed before high-k deposition. HfO 2 and La 2 O 3 were deposited in the same way as the MOS capacitors. For MOSFET, the annealing temperature was set to 500 o C. The process flow is shown in fig. 1(b) . The electrical characteristics of the fabricated high-k gated MOSFETs were measured using Agilent 4156C semiconductor parameter analyzer. 
where Q 0 is the fixed charge presented at SiO 2 /Si interface, ϕ ms is the difference between work functions of metal and Si substrate, and ∆ metal/SiO2 and ∆ SiO2/Si are the dipoles at metal/SiO 2 and SiO 2 /Si interfaces, respectively. The fixed charges inside the oxide layer are neglected as the effects of these charges are small. When an interfacial layer (IL) with a thickness of EOT IL is inserted under high-k oxide, then the Eq.(1) can be modified as, (
Here, Q 1 is the fixed charge located at high-k/SiO 2 interface and ∆ metal/high-k and ∆ high-k/IL are dipoles presented at metal/high-k and high-k/SiO 2 interfaces, respectively. A schematic model of the charge location in metal/high-k/SiO 2 /Si stack is illustrated in Figure 2 . 12 cm -2 can be obtained by SiO 2 capacitors. Then, Q 1 for La 2 O 3 and HfO 2 using Eq. (2) can be estimated to be 1.6x10 12 cm -2 and -2.8x10 12 cm -2 , respectively. In this calculation, the presence of La-silicate layer, which was confirmed by transmission electron microscope (TEM) observation and X-ray photoelectron spectroscopy (XPS), was neglected as it did not show any influence on V FB . The difference of total dipoles between the capacitors, which is the difference between (∆ W/HfO2 +∆ HfO2/IL ) and (∆ W/La2O3 +∆ La2O3/IL ), can be calculated as 0.36 V. The dipole differences at W/high-k interface cannot be separated at this point, however, in the next sub-section, this contribution will be discussed through V FB of stacked MOS capacitors.
Flat-band voltage behavior on stacked high-k MOS capacitors
To separate the contribution of metal/high-k and high-k/SiO 2 , from the obtained total dipoles difference, capacitors with La 2 O 3 and HfO 2 stacks with various thickness and combinations were fabricated and characterized. Figure 5 shows the schematic illustration of the fabricated MOS capacitors with high-k stacks. The total thickness of the high-k films were all set to 5 nm, in which the thickness of each layer was modified from 1 to 4 nm. The interface state densities (D it ) of the samples were measured by charge pumping (CP) technique. Due to large gate leakage current, CP current (I cp ) was extracted by subtracting two base currents measured at different frequencies (7) . The obtained I cp is shown in fig. 9 The effective electron mobility (µ eff ) of the fabricated MOSFET is evaluated by split-CV method (8) . Figure 10 shows the calculated µ eff also with HfO 2 and La 2 O 3 MOSFETs, which have the same EOT of 1.5 nm. The peak mobility of La 2 O 3 inserted HfO 2 varied from 250 to 300 cm 2 /Vs. These values are clearly higher than that of HfO 2 gated MOSFET, which has a peak mobility of 220 cm 2 /Vs. No dependency of La 2 O 3 insertion amount was observed, however, it can be concluded that even a slight amount of La 2 O 3 insertion can improve the mobility. The mechanism of this mobility improvement is still unclear, however, as the suppression of oxygen vacancy (V o ) formation by La incorporation in Hf-based oxide is reported (9) , it can be anticipated that La atom can passivate the formed defects in HfO 2 . 
Conclusion
The impact of La 2 O 3 insertion for HfO 2 gated MOSFET is presented. The origin of a large negative shift in flat band voltage with La 2 O 3 insertion has been carefully extracted to be the dipole presented at La 2 O 3 /SiO 2 or La 2 O 3 /substrate interface. An improvement in effective electron mobility without degrading the interfacial state density has been performed with thin La 2 O 3 insertion for HfO 2 MOSFET.
